$\square$

## Question Paper Code : X 20442

B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2020

Third Semester
Electronics and Communication Engineering EC 6304 - ELECTRONIC CIRCUITS - I
(Regulations 2013)
Time : Three Hours
Maximum : 100 Marks

## Answer ALL questions

PART - A
(10×2=20 Marks)

1. Why is the operating point selected at the Centre of the active region ?
2. Define Stability factor.
3. What is the need of differential amplifier ?
4. What is meant by bootstrapping ?
5. Determine the output impedance of a JFET amplifier shown in Figure 3. Let $\mathrm{g}_{\mathrm{m}}=2 \mathrm{~mA} / \mathrm{V}$ and $\lambda=0$.


Figure 3
6. Compare between JFET and MOSFET amplifiers.
7. What is the reason for reduction in gain at lower and higher frequencies in case of amplifiers?
8. Determine the unity-gain bandwidth of a FET with parameters, $\mathrm{C}_{\mathrm{gd}}=10 \mathrm{fF}$, $\mathrm{C}_{\mathrm{gs}}=50 \mathrm{fF}$ and $\mathrm{g}_{\mathrm{m}}=1.2 \mathrm{~mA} / \mathrm{V}$.
9. State the advantages of current steering circuit.
10. Define active load and list the types of active load.
PART - B
11. a) i) The parameters for each transistor in the circuit in Figure-5, are $\mathrm{h}_{\mathrm{fe}}=100$ and $\mathrm{V}_{\mathrm{BE}_{\mathrm{on}}}=0.7 \mathrm{~V}$. Determine the Q -point values of base, collector and emitter currents in $Q_{1}$ and $Q_{2}$.


Figure 5
ii) Determine the change in collector current produced in each bias referred to in Figures 6(a) and 6(b), when the circuit temperature raised from $25^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ and $\mathrm{I}_{\text {Сво }}=15 \mathrm{nA} @ 25^{\circ} \mathrm{C}$.


Figure 6(a)

(OR)
b) i) Determine the quiescent current and voltage values in a p-channel JFET circuit (Vide Figure-7).


Figure 7
ii) The circuit in Figure 8, let $h_{f e}=100$. (1) Find $V_{T H}$ and $R_{T H}$ for the base circuit. (2) Determine $I_{C Q}$ and $V_{C E Q}$. (3) Draw the DC load line.


Figure 8
12. a) Draw the a.c equivalent circuit of a CE amplifier with voltage divider bias and derive the expression for current gain, voltage gain, Input impedance, output admittance and overall current gain.
(OR)
b) Explain the operation of cascade amplifier and derive Voltage gain, overall input Resistance overall current gain and output impedance.
13. a) i) Draw the small signal equivalent circuit of NMOS source follower. Also obtain the expression for the gain.
ii) With relevant circuit diagram, explain cascode NMOS amplifier circuit.
(OR)
b) Determine the small-signal voltage gain of a JFET amplifier. Consider the circuit shown in Figure 9 with transistor parameters : $I_{D S S}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{P}}=-4 \mathrm{~V}$ and $\lambda=0.008 \mathrm{~V}^{-1}$. Also draw the Small-signal equivalent circuit of common source JFET, assuming bypass capacitor acts as a short circuit.


Figure 9
14. a) With neat sketch explain hybrid $\pi$ CE transistor model. Derive the expression for various components in terms of 'h' parameters.
(OR)
b) Explain the high frequency analysis of JFET with necessary circuit diagram and gain bandwidth product.
15. a) Draw and explain the operation of a simple MOSFET amplifier with active load and derive its voltage gain using small-signal equivalent circuit.
(OR)
b) With necessary diagrams, explain the operation of a CMOS differential amplifier. Using small signal analysis, derive the expression for its voltage gain.
16. a) Design the circuit given below such that $I_{D Q}=100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{SDQ}}=3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{RS}}=0.8 \mathrm{~V}$. Note that $\mathrm{V}_{\mathrm{RS}}$ is the voltage across the source resistor $\mathrm{R}_{\mathrm{s}}$. The value of the larger bias resistor, either $R_{1}$ or $R_{2}$ is to be $200 \mathrm{k} \Omega$. Transistor parameter values are $\mathrm{K}_{\mathrm{p}}=100 \mu \mathrm{~A} / \mathrm{V}^{2}$ and $\mathrm{V}_{\mathrm{TP}}=-0.4 \mathrm{~V}$. The conduction parameter, $\mathrm{K}_{\mathrm{p}}$ may vary by $\pm 5$ percent.

(OR)
b) Design the cascode circuit shown below to meet the following specifications :

$$
\mathrm{V}_{\mathrm{CE} 1}=\mathrm{V}_{\mathrm{CE} 2}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{RE}}=0.7 \mathrm{~V}, \mathrm{I}_{\mathrm{C} 1} \cong \mathrm{I}_{\mathrm{C} 2} \cong 1 \mathrm{~mA}, \text { and } \mathrm{I}_{\mathrm{R} 1} \cong \mathrm{I}_{\mathrm{R} 2} \cong \mathrm{I}_{\mathrm{R} 3}=0.10 \mathrm{~mA} .
$$



